Rahul Shukla

Rahul Shukla

@Rahul63076

VLSI Design & Verification Enthusiast Skilled in Verilog, SystemVerilog, UVM verification & RTL design. || BTech || Electrical Engineering.

Bhadohi
7
Followers
4
Following
21
Public Repos
0
Private Repos

Language Breakdown

Lines of code distribution across 21 owned repositories

633K Total LOC
HTML
307,188 lines
48.5%
N/A
CSS
167,795 lines
26.5%
N/A
Verilog
51,738 lines
8.2%
N/A
SystemVerilog
45,358 lines
7.2%
N/A
JavaScript
36,664 lines
5.8%
N/A
Other
24,754 lines
3.9%
N/A
T

T-Shaped Developer

T-shaped

Deep in HTML with broad versatility

HTML
CSS
Verilog
SystemVerilog
JavaScript

Collaboration Network

Global Impact visualization

LIVE
Rahul Shukla
0 active collaborators

Repos

27

PRs

0

Growth

+18%

Top Collaborators

No collaborator data yet.

Coding Streak

Contribution activity over the past year

1 day
91
Contributions
88
Commits
0
Pull Requests
Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun
Mo
We
Fr
Based on GitHub activity
Less
More
Followers 7
Aman4231

Aman4231

@Aman4231

 Saibharath-410

BHOGI SAIBHARATH

@Saibharath-410

 abhijat10

Abhijat Paul

@abhijat10

 Shubhamashish1310

Shubham Ashish

@Shubhamashish1310

 ArmanHussain786

Arman Hussain

@ArmanHussain786
View All
Following
4 total
Prajwal03Malabagi

Prajwal Malabagi

@Prajwal03Malabagi

 ArmanHussain786

Arman Hussain

@ArmanHussain786

 Amanhussain786

Aman Hussain

@Amanhussain786

 utkarsh63069

Utkarsh Pandey

@utkarsh63069
Synced via GitHub

Top Repositories

APB-Interface-with-SPI-Master-Protocol

The APB–SPI Master interface acts as a bridge between an APB-based processor and SPI peripherals like sensors or memory. It enables the processor to control SPI communication through simple register read/write operations

4 0
Verilog
APB-Based-SPI-Core-Verification-using-UVM-Testbench

This project verifies an APB-based SPI core using a SystemVerilog UVM testbench. It ensures protocol compliance, configurability, and robustness across conditions. Key features validated include CPOL, CPHA, LSB/MSB selection, baud rate control, and low-power modes through comprehensive test scenarios and coverage analysis.

1 0
SystemVerilog
Simple_Dictionary_App
0 0
JavaScript
Shopping_cart_app
0 0
JavaScript
AI_Image_Generator
0 0
CSS
Post_office_application
0 0
JavaScript
ecommerce_R
0 0
HTML
SignUp_Page
0 0
CSS
Restrorent
0 0
JavaScript
Module_Test-2
0 0
JavaScript

Open Source Impact

Contributions to external projects

0 merged PRs

No external contributions found.